Common mode current strongly depends on stray capacitance of each circuit node, especially those with high dv/dt and di/dt. To build a simple model for conducted common mode current in switching circuit a computer software based on Partial Element Equivalent Circuit (PEEC) method is used to calculate the parasitic elements of the printed circuit board (PCB). Simulation results agree well with experimental results up to 10 MHz.
I. INTRODUCTION
It is well known that differential mode DM noise is caused by switching operations of the circuit. However, common mode CM noise, a dominant component of EMI, is more complicated and not readily understood. Therefore, conducted Electromagnetic Interference (EMI) is a major concern for power electronics engineers. Accurate EM1 prediction using parasitic elements extraction are necessary. Paul''] presented a model for common mode noise and represented the noise source by a current source. However, he did not elaborate on the formation of the noise current, and the model is inadequate for switching circuits. Nakahara12] presented a high frequency model for common mode noise in switching power converter, where he used a voltage source to represent the switching action. Unfortunately, not all stray capacitances to ground are considered in his model. Considering the influences of stray capacitance, a simplified model for a switching circuit is presented in this paper. It is true that conducted CM current is mainly caused by switching operations and stray capacitances. Hence stray capacitance of every node to earth are considered in the modelL3]. Switching action is modelled by a switched voltage source. The parasitic elements of the PCB tracks are calculated by using computer software "StatMod" (capacitance calculation) based on the PEEC method. Simulation of the proposed model is done by Pspice simulator. Simulation results are compared with the experimental measurement, satisfactory comparison is achieved up to 10 MHz and confirms the validity of this model.
ASSUMPTIONS FOR SIMF'LIFICATION
The conductive CM current in a switching circuit is caused by dvldt at each node of a switching circuit and its associated stray capacitance. By this proposition we draw the following rules to build up a simple CM current model for a switching circuit with high dvldt. 1. Replace an active semiconductor switch by a voltage source with the same voltage mveform as seen across the semiconductor switch. This is the first step to simplify a switching circuit. Very often a full semiconductor model has too many parameters to manipulate and does not allow an engineer to study the effect of dvldt on the power circuit easily. An independent voltage source is a simple way to represent such an effect. 2 . Present stray capacitance at each circuit node to the model, since stray capacitance at each circuit node to earth forms a path for common mode current. Stray capacitance, which should be represented accurately and very often, is dictated by layout and the shape of the printed circuit board conductor of that node. Such a capacitance is usually too small and too difficult to be measured. Therefore we use a Finite Elemnt Analysis (FEA) software program called 'I StatMod" to calculate the capacitance concerned according to the shape of the printed circuit board trace. 3. Introduce an AC equivalent circuit to the model. Noise measurement usually ignores DC component in a circuit. Therefore a DC source can be ignored. This can simplify the model to a considerable extent. 4. Represent all components by their high frequency AC equivalent circuits. The frequency range in the conducted EM1 range goes up to 30MHz. At such high frequencies, many passive components can no longer be represented by their ideal models. The proper equivalent circuit can be measured and used in the model.
III. MODELING
A typical switching circuit is shown in Fig. 1 . The switching circuit is connected to a Line Impedance Stabilization Network (LISN), which provides a stable line impedance While Cj, C2, and C3 are referred to the stray capacitances of the traces of the PCB layout, which can be calculated by means of the StatMod software. This software can be used for parasitic parameters calculation. It is achieved by discretizing the structure of the circuit layout in small elements and calculating its parasitic parameters by using simplified Maxwell equations with high accuracy. The simplified model used in this paper has three conductors with a shape shown in Fig.3 ,where the conductors are defined as three polygons placed horizontally on the top layer of the dielectric, and the ground plane is placed on the bottom layer. 
IV EMI PREDICITON OF CM CURRENT
Based on the simple model shown in Fig.2 and the extraction method of PCB traces described above, prediction of conducted CM current in the switching circuit is able to be performed as shown in Fig.4 , where a comprehensive flow chart is illustrated. First of all, the switching power circuit topology is selected and its layout is properly made. Then combine all essential parasitic parameters of the passive components modeled with high frequency elements, and of PCB layout traces calculated with StatMod computer software. The n e t step is to predict and analyze conducted CM noise for the modeled circuit using circuit simulator PSpice. And then compare the noise level with EM1 compliance standards. If the simulation result doesn't meet the EM1 compliance, the designer will be informed to modify the layout. Then the prediction will process another time until EM1 compliance is satisfied.
V. SIMULATION AND EXPERIMENTAL RESULTS
The simulation result of CM current noise summing of the currents through the three stray capacitances to earth is represented in Fig.5 . Experimental measurement is carried out using the circuits shown in Fig. 1 . Two input power leads are passed through a high frequency current transformer simultaneously to measure the common mode current involved. The experimental result is shown in Fig. 6 . The experimental measurement result agrees reasonably well with the simulated result up to 10 MHz. To be able to compare the simulation and experimental results we have to use the conversion relationship [*I as follows:
(1)
Where k: Voltage ratio U: Measured voltage. Ur: Reference voltage equal to luV.
The sensitivity of the current probe used is equal to 2 (I/ fi ).
Then the voltage measured across the probe determines the current:
In the comparison of the predicted and the measured conducted CM noise, the amount of the attenuation lOdB of transient limiter with frequency range of 9KHZ-2OOMHz and the gain of 28dB of the amplifier with a frequency range of 9KHz-1.3GHz should be taken into consideration. The trend of the simulated result follows the measured one in' the lower frequency range(under 1 OMHz).
VI. PROPOSED MODEL PERSPECTIVE
The modeling approach used in this paper can be extended to the switching mode power supply SMPS. In this case the magnetic component must be accurately modeled and the core affect on the common mode noise must be also taken into consideration in order to provide satisfied simulation results[41
. In addition to the eddy current generated by the core, which causes uneven current distribution in each trace and it also can be accounted for during parasitic parameters extraction'"]. As a matter of fact, the losses and the energy storage in the windings of a magnetic component depend not only on the physical characteristics of the component, but also on its working mode. The frequency and the waveforms of both the current and the voltage affect clearly the performance of the magnetic component. Therefore these factors should be taken into account when modeling magnetic component. Furthermore, the model must involve high frequency losses in the core and in the windings (skin and proximity effects) in a frequency range up to 30MHz (upper limit of conducted EM1 standards). In this case, it is possible to simulate the generation, transmission and the damping of 
W. CONCLUSION
A set of rules to establish a simple comprehensive model for a switching circuit is presented in this paper. These rules are applied to a simple switching circuit and a comprehensive model is established by simplified parasitic elements extraction. Simulation results agree well with experimental results up to 1OMHz. The rules can be applied to switching Mode Power Supply SMPS and produce a comprehensible model too. Also the results establish a fact that common mode current is largely affected by stray capacitance of all nodes in a switching circuit with considerable dvldt.
